What is claimed is:

Sub BT

1. A method for programming a field mounted device having a memory, the method comprising the steps of:

running a computational process having data read access to an activated first memory area storing a programmable first device configuration;

deactivating the first memory area, wherein said step comprises precluding said computational process to access the first memory area; and

activating a deactivated second memory area storing a programmable second device configuration, wherein said step comprises granting said computational process data read access to the second memory area.

15

20

10

- 2. The method of claim 1, further comprising the steps of:
 running a first configuration process having data read
 and write access to the deactivated second memory area; and
 storing data in the second memory area for modifying
 the second device configuration in the second memory area.
- 3. The method of claim 2, further comprising the step of executing the first device configuration in the first memory area by the computational process during running the first configuration process.

5

10

15

4. The method of claim 2, further comprising the steps of:
running a second configuration process having data
read and write access to a deactivated third memory area;
and

storing data in the third membry area.

5. The method of claim 3, further comprising the steps of:
 precluding the second configuration process access to
the second memory area by granting the first configuration
process an exclusive access to the second memory area;
 modifying via said second configuration process the
second device configuration in the second memory area; and
 granting the computational process access to the
second memory area after said modifying step.

- 6. The method of claim 2, further comprising the step of storing the first device configuration into the second memory area.
- 7. The method of claim 1, further comprising the steps of:
 writing over a first branch address that references

 25 the first memory area with a second branch address that references the second memory area for deactivating the first memory area and activating the second memory area in a single write access.

##

ļà [N

Sub B

8. The method of claim 7, further comprising the steps of:
deactivating the first memory area upon the occurrence
of a hardware or software error in the first memory area;
and

5 activating the second memory area upon said occurrence of said error.

- 9. The method of claim 7, further comprising the step of copying the first device configuration from the first memory area into the second memory area.
- 10. The method of claim 9, further comprising the step of
 executing the first device configuration in the first
 memory area by the computational process during the copying
 step.
- 20 11. A programmable field mounted device, comprising:

 a memory circuit including a plurality of memory

 areas, each memory area storing program codes, each memory

 area selectively activated;
- a control circuit configured to generate a selection

 25 signal, the selection signal activating one of the
 plurality of memory areas to create an activated memory
 area containing a first programm code representing a first
 device configuration, and deactivating the one of the
 remaining memory areas to create a deactivated memory area

 30 for storing a second programm code representing a second

device configuration.

Seulo B7

= 4

IJ

12. The device of claim 11, wherein the control circuit includes a microprocessor, the microprocessor having read access to the activated memory area for excuting the first programm code.

5

13. The device of claim 11, further comprising a configuration device configured to modify the second program code in the deactivated memory area.

10

14. The device of claim 13, wherein the control circuit is configured to grant the configuration device read and write access to the deactivated memory area for modifying the second programm code.

15

15. The device of claim 11, wherein the control circuit is further configured to deactivate the activated memory area containing the first program code and activate the deactivated memory area containing the modified second program code.

20

16. The device of claim 12 and 15, wherein the control circuit is further configured to provide the microprocessor read access to the memory area containing the second programm code for executing said program code.

30

17. The device of claim 11, wherein the deactivated memory area containing the second programm code is activated by

Znp B. 1

writing in the memory circuit a branch address corresponding to said memory area.

- 5 18. The device of claim 11, wherein the activated memory area containing the first programm code is deactivated by writing over a branch address in the memory circuit corresponding to said memory area address with the branch address corresponding to the memory area containing the second programm code.
 - 19. The device of claim 11, wherein the memory circuit is a non-volatile memory.
 - 20. The device of claim 11, wherein the memory circuit is an EEPROM.
 - 21. The device of claim 11, further including an energy storage device configured to store energy for at least one write access to the memory circuit.

The first that that the time the time that the time the time that the time that the time the time that the time the time that the time that the time the time the time the time that the time t

15

20

10

15

20

22. A method for programming a field mounted device running a computational process, the method comprising the steps of:

activating a first memory area storing a first programmable configuration;

deactivating a second memory area storing a second programmable configuration;

configuring the second memory area with a modification of the second programmable configuration; and

coordinating the configuration of the second memory area with the computational process, the coordination of the configuration of the second memory area including the steps of simultaneously executing the first programmable configuration in the first memory area by the computational process during configuration of the second memory area with a modification of the second programmable configuration, deactivating the first memory area storing the first programmable configuration upon completion of configuring the second memory area with a modification of the second programmable configuration, and activating the second memory area upon completion of configuring the second memory area with a modification of the second programmable configuration.

25

30

23. The method of claim 22, wherein the step of activating the second memory area and deactivating the first memory area comprises the step of writing over a first branch address that references the first memory with a second branch address that references the second memory area.

then are deep offer gree effect

Jub 81

5

10

24. The method of claim 22, wherein the step of coordinating the configuration of the second memory area with the computational process further comprises the steps of:

precluding the computational process access to the second memory area;

granting a configuration process exclusive access to the second memory area, and

granting the computation process access to the second memory area after the modifying step.

25. The method of claim 22, wherein the step of activating the second memory area and deactivating the first memory area is accomplished by a single write access to a branch address.

add of the state o